



Advanced EMC


Part 2

Now... this is what will happen to your designs in real life!

Strictly Private and Confidential

- Global Approach
- Schematic Design for EMC - RF Immunity Countermeasures
- Schematic Design for EMC - RF Emissions Countermeasures
- Schematic Design for EMC – ESD Countermeasures
- Slew Rate Control
- Coupling Mechanisms
- PCB Layout – EMC overview



- Understand the types of EMC issues that can occur based on product content




- Then, provide EMC components in the schematic to address the issues
 - In early ED phases, provide additional components for testing purposes
 - Use ED pre-compliance phase to optimize component values
 - In late ED phases or early DV, verify & remove unneeded components

Schematic design – EMC overview

Immunity



- Operational amplifiers have high impedance inputs
- High impedance inputs are sensitive to capacitive coupling and electric fields
- Implementation of op-amp inputs in PCB layout lines is always asymmetrical
 - Physical asymmetry is a common-mode → differential mode converter
 - If noise source is within op-amp frequency bandwidth, it will be amplified



- Provide a 47pf – 100pf value capacitor between the input terminals
- Common mode rejection of op-amp is very good

- SMPS controllers are sensitive to interference
- Why? → They use an error amplifier to control the output.



DEVICE INFORMATION




Figure 3. Functional Block Diagram

- Ford cluster program used TPS40200
- Sensitive error amplifier caused major issues due to EMC interference


- Under-voltage caused loss of pointer illumination and TFT going dark
- Over-voltage caused malfunctions and *burned internal micro pins*

D4.6 Optical inspection after decapsulation


After decapsulation, the device was examined with an optical microscope. Abnormalities were found as the following images reveal:




Package




Die



Lead frame backside



Whole die: 3 abnormalities




Pin 5-8: melted metal lines and carbonisation

Schematic Design for EMC



RF Immunity Countermeasures – SMPS Controller

- Buck regulator circuit improvement → add 47pf cap

Original Circuit



Improved Circuit



- [illegible]

- * Ferrites may be needed for RF immunity issues


Schematic Design for EMC

RF Immunity Countermeasures – Reset Lines

- Generally a reset capacitor is placed from the reset line to ground
- Default values range from 1nf – 4.7nf

Avoid placing a series resistor on this line →


Series resistance makes the signal weak in the presence of interference



Schematic Design for EMC

RF Immunity Countermeasures – ADC inputs I

- ADC inputs are particularly sensitive to RF interference
- Place one capacitor from line to ground and if line length is $> \sim 7\text{cm}$, provide 2 or more capacitors to prevent interference coupling
- A series ferrite may also be necessary if the problem is quite challenging:





- Not every EMC problem can be corrected at the HW level → always check the software acquisition algorithms on ADCs




- **Warning!! Choosing capacitor values can have conflicting requirements!!**
 - ADC stability requirements from HW point of view normally drive the value higher near 22nf
 - EMC requirements normally drive the value to be much lower (around 470pf or less) to prevent coupling at higher frequencies
 - A value of 1nf is a good compromise

Schematic design – EMC overview


Emissions




- Common-mode choke forces noise currents on both power and ground lines to be cancelled in a toroid shaped core or ferrite block core
- Circuit example: implemented on the front end power connections to product



- By default, provide 1 capacitor for each power pin of the uC
- Start with 1nf and adapt the value to the expected harmonic content
- *For PLL pins*, provide a “PI” filter involving a low impedance ferrite component




- Input filter “PI” filter is used to reduce dv/dt & di/dt on vehicle harness wires:




- Design cutoff frequency to be below fundamental switching frequency

-
- VOLTAGE (VOLTS)
- CLAMP
- ORIGINAL WAVEFORM
- SNUBBER
- t , TIME (μsec)

[illegible]

- FET bodies → RC snubber
- Inductors → CC snubber
- Diodes (boost & buck) → RC or just C snubber

- Provide a series termination component located near the driver
 - Goal is to reduce the current flowing in the trace to the load/receiver
 - Must maintain 'proper' waveform at receiver input
 - Resistor + Ferrite series combination used to achieve better harmonic noise reduction
- NOT recommended to add parallel capacitor to ground at the receiver
 - **Good:** This causes further 'slewing' of the waveform to reduce harmonics
 - **Bad:** Injects common mode noise into the ground plane




-


- | | | BUS_SDRAM | |
|---------------|---|-----------|----------|
| SDR_A0_FPGA | 1 | 8 | SDR_A0 |
| SDR_A1_FPGA | 2 | 7 RP82413 | SDR_A1 |
| SDR_A2_FPGA | 3 | 6 | SDR_A2 |
| SDR_A3_FPGA | 4 | 5 | SDR_A3 |
| SDR_A5_FPGA | 1 | 8 | SDR_A5 |
| SDR_A6_FPGA | 2 | 7 RP82403 | SDR_A6 |
| SDR_A7_FPGA | 3 | 6 | SDR_A7 |
| SDR_DQM1_FPGA | 4 | 5 | SDR_DQM1 |
| SDR_A8_FPGA | 1 | 8 | SDR_A8 |
| SDR_A9_FPGA | 2 | 7 RP82401 | SDR_A9 |
| SDR_A12_FPGA | 3 | 6 | SDR_A12 |
| SDR_A11_FPGA | 4 | 5 | SDR_A11 |
| SDR_BA0_FPGA | 1 | 8 | SDR_BA0 |
| SDR_BA1_FPGA | 2 | 7 RP82404 | SDR_BA1 |
| SDR_A4_FPGA | 3 | 6 | SDR_A4 |
| SDR_A10_FPGA | 4 | 5 | SDR_A10 |
| SDR_CLK_FPGA | 1 | 2 | SDR_CLK |
| SDR_DQM0_FPGA | 1 | 8 | SDR_DQM0 |
| SDR_NCAS_FPGA | 2 | 7 RP82402 | SDR_NCAS |
| SDR_NRAS_FPGA | 3 | 6 | SDR_NRAS |
| SDR_NWE_FPGA | 4 | 5 | SDR_NWE |
| SDR_D0_FPGA | 1 | 8 | SDR_D0 |
| SDR_D1_FPGA | 2 | 7 RP82411 | SDR_D1 |
| SDR_D2_FPGA | 3 | 6 | SDR_D2 |
| SDR_D3_FPGA | 4 | 5 | SDR_D3 |
| SDR_D4_FPGA | 1 | 8 | SDR_D4 |
| SDR_D5_FPGA | 2 | 7 RP82409 | SDR_D5 |
| SDR_D6_FPGA | 3 | 6 | SDR_D6 |
| SDR_D7_FPGA | 4 | 5 | SDR_D7 |
| SDR_D8_FPGA | 1 | 8 | SDR_D8 |
| SDR_D9_FPGA | 2 | 7 RP82407 | SDR_D9 |
| SDR_D10_FPGA | 3 | 6 | SDR_D10 |
| SDR_D11_FPGA | 4 | 5 | SDR_D11 |
| SDR_D12_FPGA | 1 | 8 | SDR_D12 |
| SDR_D13_FPGA | 2 | 7 RP82405 | SDR_D13 |
| SDR_D14_FPGA | 3 | 6 | SDR_D14 |
| SDR_D15_FPGA | 4 | 5 | SDR_D15 |
| SDR_NCS_FPGA | 1 | 2 | SDR_NCS |

- Emissions coming directly from a microcontroller are not easy to control!
 - Conducted noise from pins
 - Radiated noise from the die / lead frame
- Use IEC61967 EMC report for RE and CE performance of micros
 - Identify high emissions on IC pins, then add series filters on those pins
 - Identify high levels of radiation from IC, then add provision for EMC shield

Pins Measurements @ Visteon





RF Scan @ Visteon



Schematic design – EMC overview


ESD




- Direct discharge is typically handled at the electrical HW design level
 - Vehicle connector pins, inputs and outputs
 - Audio jacks, antenna connections, USB cables
 - Don't forget board to board connectors and flex cables!

- Air discharge is typically handled at the mechanical level of product design
 - Prevent open gaps around displays (use overlaps)
 - Minimize number of holes, vents and openings in housings
 - Increase the distance between openings and electronics parts inside


- **ESD Suppression:** ESD protection devices attempt to divert a potentially damaging charge away from sensitive circuitry and protect the system from permanent damage
- At the vehicle connector a 0.01uf capacitor can be placed between the line and ground



System Overview





Default Signal Protection



Alternative Signal Protection


- Sometimes capacitors can add too much capacitance on the line for the function to operate correctly (eg. CAN, LIN, APIX, LVDS, etc..)
- Alternatively use low capacitance clamping diodes

Slew Rate Control



What Does 'Slew Rate' Mean?

- *Definition:* Amount of voltage/current rise divided by the change in time



$$\Delta V = 5 \text{ V}$$

$$\Delta T = 5 \text{ ms}$$



$$\Delta V / \Delta T = 1 \text{ V/ms}$$

Also referred to as:
dV/dt or dI/dt

How do Slew Rate Controls Work?

–R-L-C slew rate controls

- Reduce current flowing in the line
- Increase time constant
- Inductor current cannot change instantly
- Capacitor voltage cannot change instantly


–Gate drive bias control

- Controlling the rate at which gate capacitance is charged on a FET
- Controlling the current flow into the base on a BJT


Place series component near the driver!

Place parallel components near the receiver!


Coupling Mechanisms



Coupling Mechanisms





Common Impedance Coupling



Common Impedance Coupling Mitigation


- Filter conducted noise
- Remove common path






Inductive Coupling Mitigation

- Increase $R(\text{load})$ relative to $R(\text{source})$
- Decrease loop areas
- Bring return plane closer




- High impedance inputs (operational amplifier) are very sensitive to external noise → Keep Short Traces



Capacitive Coupling Example: Immunity


Ford Cluster – 5V Buck Issue



Capacitive Coupling Example: Immunity

Ford Cluster – 5V Buck Issue

BUCK_5V



High impedance op-amp inside regulator
IC: no protection cap between inputs



Long feedback line

Capacitive Coupling Example: Immunity

BMW Cluster Backlighting Pulsing Issue On Vehicle

■ Weakest points



- Op-amp inputs pins 10 & 12 of U6403 IC



Capacitive Coupling Example: Immunity

BMW Cluster Backlighting Pulsing Issue On Vehicle


- Improvements made
 - Add 100pf capacitors to both op-amp inputs
 - All traces leading up to op-amp input lines reduced length, area and vias
 - Moved voltage divider circuit close to op-amp inputs
- RF level increased from 2.5Watts of near-field radiation to 9Watts
- BCI and vehicle level became full pass




Capacitive Coupling Example: Immunity

BMW Cluster Backlighting Pulsing Issue On Vehicle


Op-amp capacitors added



Voltage divider moved closer



Voltage divider moved




Removed added trace length on op-amp inputs

Capacitive Coupling Example: Immunity

GSM Interference on HFT – Problem Statement


- **GSM** signal is capacitive coupled and demodulated to audio frequencies and passed into the audio system in the vehicle



Capacitive Coupling Example: Immunity

GSM Interference on HFT – Layout Changes Improve Immunity



- Audio circuit is connected to operational amplifier (inputs: AGND and Audio signal)
- AGND and Audio net acted as capacitive coupling ‘antenna’
- Improved Layout
 - Reduced copper area connected to AGND (analog ground)
 - Made AGND ‘mesh area’ instead of filled copper
 - Added by-pass capacitor directly at the input to op-amp between AGND and Audio Net




Capacitive Coupling Example: Emissions

Cluster – Boost Power Supply

TOP




BOTTOM



$$C_A := \epsilon \cdot \frac{A}{D} \rightarrow 1.72\text{pF}$$

- 2 surfaces separated by a distance have capacitance
- A noise voltage in one metal object with respect to the other causes common-mode current to flow

- C = capacitance between switch node and ground
- E = permittivity of dielectric (~ 42 pF/m)
- A = square area of surface overlap (meters^2)
- D = separation distance (meters)



Inductive Coupling Example: Emissions

Cluster – Boost Power Supply



- Each loop has a self inductance (calculated)
- Mutual inductance forms between two overlapping loops


$$L_m := \sqrt{L_1 \cdot L_2} \cdot K$$

- L_m = mutual inductance
- L_1 = Loop 1 self inductance
- L_2 = Loop 2 self inductance
- K = coupling factor


- RF current flowing in the noisy loop can produce a common mode voltage in the second loop

- $L_1 = 50\text{nH}$
- $L_2 = 270\text{nH}$
- $K = 0.45$ (represents poor coupling between loops; where 1 = perfect coupling)

- $L_m = 52\text{nH} \rightarrow$ mutual inductance between loops




$$L_{rect} = N^2 \frac{\mu_0 \mu_r}{\pi} \left[-2(w + h) + 2\sqrt{h^2 + w^2} - h \ln \left(\frac{h + \sqrt{h^2 + w^2}}{w} \right) - w \ln \left(\frac{w + \sqrt{h^2 + w^2}}{h} \right) + h \ln \left(\frac{2h}{a} \right) + w \ln \left(\frac{2w}{a} \right) \right]$$





- Path → Capacitive Coupling
 - Increase separation of two metal surfaces
 - Reduce area of overlap between metal objects
 - Reduce rate of change for voltage (dv/dt)
- Path → Inductive Coupling
 - Decrease loop areas
 - Reduce rate of change for current (di/dt)
 - Create poor coupling between source and victim loops (reduce K)
- Path → Radiated Coupling
 - Reduce loop size and longest dimension
 - Increase distance between source and receive

PCB Layout – EMC overview




Decoupling Basics

The Concept of Power Bus Decoupling



Decoupling Basics

The Concept of Power Bus Decoupling




PCB Decoupling for 2 Layer PCBs or Single Layer PCBs

- **Objective:**




On PCBs with no power planes: To provide adequate charge to the clocked IC at a rate required to reducing integrated circuit power supply emissions from simultaneous switching noise (SSN).

- Make connections with short trace lengths and avoid vias
- Place bulk capacitor close to supply
- In general 2 decoupling capacitors of the same value is better than one capacitor with the same total value of capacitance



PCB Decoupling for multilayer PCBs < 250um Thickness


= Other
 = Power = Ground



PCB Decoupling for multilayer PCBs < 250um Thickness

- **Objective:** On PCBs with power or ground planes located adjacent to one another in the PCB stack-up and separated less than 250um: To provide adequate charge to the clocked IC at a rate required to reducing integrated circuit power supply emissions from simultaneous switching noise (SSN). Good capacitor decoupling is one part of a power distribution network (PDN).
- - In the first few nano-seconds of IC switching most of the current is drawn from the power and ground plane capacitance. Therefore connect microcontroller PWR and GND pins to the planes directly with two vias (one for each pin) located close to each other
 - Location of physical decoupling capacitors is NOT critical. Locate capacitors in general area of IC (flexibility!!)
 - Decoupling capacitors recharge the plane capacitance. Therefore connect capacitors directly to the planes with two vias (one for each pin) located close to each other
 - Mount all capacitors on the side of the board that is closest to the power and ground plane pair in the stack-up


PCB Decoupling for multilayer PCBs > 250um Thickness




PCB Decoupling for multilayer PCBs > 250um Thickness

- **Objective:** On PCBs with power or ground planes located adjacent to one another in the PCB stackup and separated by more than 250um: To provide adequate charge to the clocked IC at a rate required to reducing integrated circuit power supply emissions from simultaneous switching noise (SSN). Good capacitor decoupling is one part of a power distribution network (PDN).
- - Location of decoupling capacitor is critical. Locate the capacitor near the pin of the active device that will connect to the most distant plane
 - It's optimal if vias can be shared (between cap and IC connection to plane)
 - Connection inductance between IC and decoupling capacitor is critical. Orient the decoupling capacitor so that the pad connected to the most distant plane is near the corresponding active device pin
 - Avoid long trace connections. Inductance is lower by using vias directly
 - For non-BGA ICs, mount all capacitors on the same side of the board as the IC


Use Full Ground Planes in Multi-Layer Printed Circuit Boards (PCBs)



Do Not Allow Breaks in the Copper Areas



Maintain Maximum Ground Fill Under the Integrated Circuits That Use Clock Signal



Location of Terminating Components

Place the series terminating components closest to the driver integrated circuit (IC) and not at the receiver IC






Figure 2: Correct location of the series terminating components.



Placement of Ferrite Beads



Ferrite beads must be placed as close as possible to the noise source to decrease the noise levels which can cause disturbance of near circuits.



Coupling between signals




Do Not Allow the Coupling Between Parallel Traces of Filtered and Unfiltered Signals.

- Make sure that the filter elements are placed near to the connector.
- Do not route in parallel traces with connected filter circuit and without connected filter circuit.



Switch Mode Power Supply



Layout and Placement of Buck Converter



- Keep surface area between FET drain, diode and the inductor as small as acceptable from the thermal point of view.
- Keep the input and output loop areas as small as possible.
- Maintain continuous ground connections from the input through the regulator or FET to the output.
- Keep the diode, snubber, FET, controller, regulator and decoupling capacitors on same side of PCB. Do not use vias.

Switch Mode Power Supply

Layout and Placement of Boost Converter



Make the high di/dt path as short as possible.

- Place the electronic components included in this path as close as possible.
- Connect the source of the low-side FET to the negative pin of the output capacitor first and then make the connection to the ground plane.
- Create the large continuous ground fill below the SMPS

